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Abstract
Spiking neural networks implemented in dynamic neuromorphic pro-
cessors are well suited for spatiotemporal feature detection and learning,
for example in ultra low-power embedded intelligence and deep edge ap-
plications. Such pattern recognition networks naturally involve a combi-
nation of dynamic delay mechanisms and coincidence detection. Inspired
by an auditory feature detection circuit in crickets, featuring a delayed
excitation by postinhibitory rebound, we investigate disynaptic delay el-
ements formed by inhibitory–excitatory pairs of dynamic synapses. We
configure such disynaptic delay elements in the DYNAP-SE neuromorphic
processor and characterize the distribution of delayed excitations resulting
from device mismatch. Furthermore, we present a network that mimics
the auditory feature detection circuit of crickets and demonstrate how
varying synapse weights, input noise and processor temperature affects
the circuit. Interestingly, we find that the disynaptic delay elements can
be configured such that the timing and magnitude of the delayed post-
synaptic excitation depend mainly on the efficacy of the inhibitory and
excitatory synapses, respectively. Delay elements of this kind can be im-
plemented in other reconfigurable dynamic neuromorphic processors and
opens up for synapse level temporal feature tuning with large fan-in and
flexible delays of order 10-100 ms.
1 Introduction
Processing of temporal patterns in signals is a central task in perception, learn-
ing and control of behaviour in both biological and artificial systems. Using
digital processors, temporal pattern recognition involves iterative processing in
a network of high-frequency switching electronic circuits, which are designed
to perform precise logic and arithmetic operations. Such deterministic high-
frequency circuits have high energy-dissipation density and production cost,
which are not a priori necessary for reliable pattern recognition and perception
in a stochastic, unreliable and continuous environment.
Unlike digital circuits, neurons are unreliable, stochastic and slow infor-
mation processing entities which form networks that function reliably through
distributed information processing and adaptation. Neural circuits are there-
fore interesting models for implementation in nano-electronic substrates that are
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subject to device mismatch and failure. Highly energy-efficient neuromorphic
processors and sensor systems are designed by matching the device dynamics to
neural dynamics, for example in the form of CMOS analog circuits operating
in the subthreshold regime where semiconductor electron diffusion mimics ion
diffusion in biological ion channels (Schuman et al., 2017; Indiveri et al., 2011;
Mead, 1990).
The dynamic nature and spatial structure of biological neurons (synapses,
dendrites, axons, etc.) implies that Spiking Neural Networks (SNNs) are inher-
ently capable of temporal pattern recognition (Mauk and Buonomano, 2004)
and pattern generation, also without recurrent connections. Thus, SNNs with
biologically plausible dynamics offer an interesting alternative model for tempo-
ral and spatial (spatiotemporal) pattern recognition, which is compatible with
neural circuits in biology. However, it is an open question how neuromorphic
engineers (Indiveri and Horiuchi, 2011) should design and implement such SNN-
based pattern recognition solutions using neuromorphic processors in practical
applications.
Here we present and characterize a temporal feature detection circuit imple-
mented in the ultra low-power Dynamic Neuromorphic Asynchronous Processor
(DYNAP) model SE from aiCTX (Moradi et al., 2018). The DYNAP-SE has
reconfigurable mixed-mode analog/digital neuron and synapse circuits featuring
biologically faithful dynamics. The proposed circuit mimics an auditory feature
detection circuit in crickets (Scho¨neich et al., 2015), which enables reliable de-
tection of temporal patterns of 10–100 ms duration using three spiking neurons
with reconfigurable synaptic delay and coincidence detection dynamics.
Temporal delays are essential for neuromorphic processing of temporal pat-
terns in spike trains (Sheik et al., 2013) and have been studied since the early
90s, see for example the work by Van der Spiegel et al. (1994). Temporal de-
lays have been implemented in neuromorphic processors in the form of dedi-
cated, specifically tuned delay neurons in the network architecture (Sheik et al.,
2012b,a; Coath et al., 2014). The resulting SNN is similar to a model of the au-
ditory thalamocortical system described by Coath et al. (2011). Nielsen et al.
(2017) present a low-power pulse delay and extension circuit for neuromorphic
processors, which implements programmable axonal delays ranging from frac-
tions of microseconds up to tens of milliseconds. Architectures in which asyn-
chronously firing neurons project to a common target along delay lines so that
spikes arrive at the target neuron simultaneously, and thus causing it to fire, are
called polychronous (Izhikevich, 2006). A polychronous SNN with delay adap-
tation has been implemented for spatiotemporal pattern recognition purposes
in an Field-Programmable Gate Array (FPGA) and in a custom mixed-signal
neuromorphic processor (Wang et al., 2013, 2014).
Temporal processing is partially realised by delay lines between neurons.
However, the dynamics of synapses (and dendrites) also play an important role
for the processing of temporal and spatiotemporal patterns (Mauk and Buonomano,
2004) and offer efficient dynamic mechanisms for sequence detection and learn-
ing (Buonomano, 2000). Synaptic dynamics also enables pattern recognition
architectures with high fan-in/out, which is beneficial in neuromorphic systems
where axon/neuron reservation and spike transmission is costly. Rost et al.
(2013) present an SNN architecture with spike frequency adaptation and synap-
tic short term plasticity that models auditory pattern recognition in cricket
phonotaxis. There, synaptic short-term depression and potentiation is imple-
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mented to make neurons act as high-pass and low-pass filters, respectively. The
resulting signals are combined in a neuron that acts as a band-pass filter and
thereby responds to a frequency band that is matched to the particular sound
pulse period of the crickets. Insects offer interesting opportunities to develop
neuromorphic systems by modelling and finding inspiration from their neural cir-
cuits, where the relatively low level of complexity allows neuromorphic engineers
to transfer the principles of neural computation to applications (Dalgaty et al.,
2018).
Our present investigation is guided by a more recent description of the cricket
auditory system (Scho¨neich et al., 2015) and preliminary work (Nilsson, 2018),
indicating that the synaptic dynamics of the DYNAP-SE can be used to ap-
proximate the excitatory rebound dynamics of a non-spiking delay neuron in
the auditory circuit of the cricket. The flexible and easily configurable proper-
ties of the synaptic delay elements described and characterized in the following
opens up for further development of SNN pattern recognition architectures for
neuromorphic processors.
2 Materials and Methods
2.1 The DYNAP-SE Neuromorphic Processor
The DYNAP-SE neuromorphic processor uses a combination of low-power, inho-
mogeneous sub-threshold analog circuits and fast, programmable digital circuits
for the emulation of SNN architectures with bio-physically realistic neuronal and
synaptic behaviors (Moradi et al., 2018), making it a platform for spike-based
neural processing with colocalized memory and computation (Indiveri and Liu,
2015). Specifically, the DYNAP-SE comprises four four-core neuromorphic
chips, each with 1k analog silicon neuron circuits. Each neuron has a Content-
Addressable Memory (CAM) block containing 64 addresses representing the
presynaptic neurons that the neuron is connected to. Information about spike-
activity is transmitted between neurons in an Address-Event Representation
(AER) digital routing scheme. Four different types of synaptic behavior are
available for each connection: fast excitatory, slow excitatory, subtractive in-
hibitory, and shunting inhibitory. The dynamic behaviors of the neuronal and
synaptic circuits of the DYNAP-SE are governed by analog circuit parame-
ters which are set by programmable on-chip temperature compensated bias-
generators (Delbruck et al., 2010).
The inhomogeneity of the analog low-power circuits that constitute the neu-
rons and synapses of the DYNAP-SE neuromorphic processor is due to device
mismatch, and gives rise to variations in the dynamic behaviors of the silicon
neurons and synapses that the analog circuits constitute. These variations are
analogous to differences in values of the parameters governing the differential
equations that model the neuronal and synaptic dynamics implemented in the
chips. Consequently, one set value of a neuronal or synaptic bias parameter,
in one core of the DYNAP-SE, results in a distribution of the corresponding
parameter values in the population of neurons and synapses of that core.
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2.1.1 Spiking Neuron Model
In the DYNAP-SE, neurons are implemented according to the Adaptive Expo-
nential Integrate-and-Fire (AdEx) spiking neuron model (Brette and Gerstner,
2005). The model describes the neuron membrane potential, V , and the adap-
tation variable, w, with two coupled nonlinear differential equations,
C
dV
dt
= −gL(V − EL) + gL∆T e
(V−VT )/∆T − w + I, (1a)
τw
dw
dt
= a (V − EL)− w, (1b)
where C is the membrane capacitance, gL the leak conductance, EL the leak
reversal potential, VT the spike threshold, ∆T the slope factor, I the (postsy-
naptic) input current, τw the adaptation time constant, and a the subthreshold
adaptation. The membrane potential increases rapidly for V > VT due to the
nonlinear exponential term, which leads to rapid depolarisation and spike gener-
ation at time t = tspike, where the membrane potential and adaptation variable
are updated according to
V → Vr, (2a)
w → w + b, (2b)
where Vr is the reset potential and b is the spike-triggered adaptation.
2.1.2 Dynamic Synapse Model
In the DYNAP-SE, synapses are implemented with sub-threshold Differential
Pair Integrator (DPI) log-domain filters described by Chicca et al. (2014). The
response of the DPI for an input current Iin can be approximated with a first-
order linear differential equation,
τ
d
dt
Iout + Iout =
Ith
Iτ
Iin, (3)
where Iout is the (postsynaptic) output current, τ and Iτ are time constant
parameters, and Ith is an additional control parameter that can be used to
change the gain of the filter. This approximation is valid in the domain where
Iin ≫ Iτ and Iout ≫ IIth . The AdEx neuron model and the synapse equation are
used in the following to describe the synaptic delay elements that we configure in
the DYNAP-SE in order to approximate the cricket auditory feature detection
circuit.
2.2 Cricket Auditory Feature Detection Circuit
We consider the auditory feature detection circuit for sound pattern recognition
in the brain of female field crickets described by Scho¨neich et al. (2015). The
circuit consists of five neurons and is used for the recognition of the sound pulse
pattern of the male calling song, and it relies on a detection mechanism that
selectively responds to the coincidence of a direct neural response and a delayed
response to the received sound pulses. In this circuit, a coincidence detecting
neuron LN3 receives excitatory projections along two separate pathways; one
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directly from the ascending neuron AN1, and the other via the inhibitory neu-
ron LN2 followed by a non-spiking delay neuron LN5, which we approximate
here with a delay element formed by an inhibitory-excitatory synapse pair, see
Figure 1 (adapted from Nilsson (2018)). The non-spiking inhibitory neuron LN5
Figure 1: Neuromorphic feature detection circuit inspired by an auditory fea-
ture detection circuit in field crickets. (A) SNN architecture comprising four
spiking neurons, on which open circles and solid disks denote, respectively, ex-
citatory and inhibitory synapses. The synaptic delay element imitates the dy-
namics of the non-spiking delay neuron LN5 in the feature detection circuit of
the cricket (Scho¨neich et al., 2015). (B) Measured neuron membrane potentials
in the DYNAP-SE, following a 20-ms pulse stimulus. (C) Similarly, membrane
potentials resulting from a pair of 20-ms stimuli pulses with a 20-ms interval
which cause the feature detecting neuron LN4 to fire.
in the cricket projects to LN3 and provides a delayed excitation of LN3 due to
Postinhibitory Rebound (PIR). The duration of the delay matches that of the
species-specific sound Interpulse Interval (IPI) that the circuit is specialized for
detecting, so that the delayed excitation arrives at the coincidence detecting
neuron LN3 simultaneously with the excitation caused by the subsequent sound
pulse. The coincident excitations of LN3 enables it to fire and excite the feature
detecting neuron LN4.
2.3 Disynaptic Delay Elements
The PIR of the non-spiking neuron LN5 in the cricket auditory feature de-
tection circuit provides the delayed excitation of LN3 required for feature de-
tection. For a general discussion of such delays, see Buonomano (2000) and
Mauk and Buonomano (2004). Spike based dynamic neuromorphic processors,
5
such as the DYNAP-SE, cannot directly implement non-spiking neurons, such as
the LN5 neuron in the cricket circuit, and flexible routing of such analog signals
is problematic. Therefore, we approximate LN5 and PIR with an inhibitory–
excitatory pair of dynamic synapses with different time constants, so that the
sum of the two postsynaptic currents initially is inhibitory and subsequently
becomes excitatory some time after presynaptic stimulation. For the inhibitory
effect, a synapse of the subtractive type is used in the DYNAP-SE. As its name
implies, the subtractive inhibitory synapse type allows for combining excitation
and inhibition dynamics by summing inhibitory and excitatory postsynaptic
currents, as opposed to the shunting synapse type which inhibits the neuron
using a different mechanism. This summation of postsynaptic currents is the
central mechanism of the the proposed synaptic delay element. For the excita-
tory part, the slow synapse type is used, leaving the fast synapse type available
for bias configuration and use for stimulation of the postsynaptic neuron; in this
case for the projection from AN1 to LN3.
The proposed synaptic delay element can be modelled with Equation 3, and
the membrane potential resulting from presynaptic stimulation can be illus-
trated by solving Equation 1. Figure 2 shows a numerical simulation of the
synaptic delay element model for a 20 ms constant input current that repre-
sents the presynaptic stimulation, as in Figure 1. Since the simulated neuron is
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Figure 2: Simulation of the synaptic delay element model. (A) Sum of in-
hibitory and excitatory postsynaptic currents from the delay element. (B)
Resulting postsynaptic neuron membrane potential.
in the subthreshold regime (V ≪ VT ), Equation 1 is simplified by setting the
exponential term to zero and omitting the adaption variable. The neuron and
synapse parameters are selected so that the membrane potential is comparable
to the potential measured in the hardware, and should thus not be directly
compared with biological potentials and threshold values.
Dynamic synaptic elements of this type are expected to provide a delayed
excitation that qualitatively matches the effect of PIR in the output of non-
spiking delay neurons like the LN5. Furthermore, we expect that the time delay
and relative amplitude of inhibition and excitation can be configured in a flexible
way, for example by modifying the synapse time constants and efficacies. The
experimental results presented below demonstrate that this is indeed feasible,
and that for some bias settings it is possible to control the delay time and
delayed excitation amplitude with the synaptic efficacies only.
2.3.1 Hardware Configuration
The synaptic delay elements were configured in the DYNAP-SE in the following
way. The delay elements were stimulated with four spikes equally spaced over
the ∼ 20 ms stimulus-response of LN2 for a 20-ms sound pulse, which repre-
sents the projection from LN2 to LN5 in the cricket circuit. The time constant
of the inhibitory synapse of the delay element was set so that the resulting inhi-
bition of LN3 corresponds to the inhibition caused by LN5 in the cricket; that
is, a couple of ms longer than the 20 ms sound pulse duration. The excitatory
synapse was tuned so that the LN3 excitation lasts somewhat longer than that
of the initial inhibition, approximately to the end of the corresponding PIR
excitation of LN5 in the cricket. The weight of the inhibitory synapse was set
higher than that of the excitatory synapse, such that the sum of inhibition and
excitation turned out negative, thus inhibiting the neuron for the duration of
the delay. For the excitatory synapse, the weight was set to yield a substantial
excitation of the postsynaptic neuron following the inhibition, while not gener-
ating spikes without additional synaptic stimulation. In this manner, the effect
of the non-spiking LN5 on LN3 is imitated with the summation of an inhibitory
postsynaptic current and an excitatory postsynaptic current produced by the
synapses of LN3 itself.
2.3.2 Characterization
The synaptic delay elements implemented in the DYNAP-SE were character-
ized by measuring the membrane potential of the postsynaptic neuron with an
oscilloscope. To avoid time synchronization issues, we analyzed the membrane
potential measurements without reference to the precise timing of the presynap-
tic stimulation in terms of the full width at half minimum/maximum (FWHM)
of the postsynaptic inhibition/excitation. We characterized the synaptic de-
lay elements with the distributions of the following five quantities: the mini-
mum membrane potential, Vmin, the maximum membrane potential, Vmax, the
FWHM of inhibition, τinh, the FWHM of excitation, τexc, and the time duration
from the FWHM onset of inhibition to the FWHM onset of excitation, τdelay.
These quantities are illustrated in Figure 3, and allowed us to investigate the
effect of different bias parameter settings on the synaptic delay elements in a
population of neurons in the DYNAP-SE. This way the bias parameter values
of the delay elements could be tuned to imitate the behavior of the delay neuron
LN5 in the cricket. Further details on the experimental settings are described
in Section 2.5.
2.4 Neuromorphic Feature Detection Circuit
For the implementation of the cricket auditory feature detection circuit in the
DYNAP-SE neuromorphic processor, stimuli representing the projections from
AN1 upon auditory stimulation were generated in the form of 11 spikes evenly
distributed over the pulse duration of 20 ms (in the noise-free case), yielding 10
Interspike Intervals (ISIs) of 2 ms each. Each of the remaining three neurons
of the circuit, see Figure 1, were modeled on separate cores in one chip of the
DYNAP-SE.
For the implementation of the inhibitory neuron LN2, a single neuron on a
reserved core was used. This neuron was set to receive the generated stimulation
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representing AN1 by assigning a synaptic connection of the fast excitatory type.
The bias parameter values from section 5.7.3 in the DYNAP-SE user guide 1
were used as reference. The parameter values of the fast excitatory synapse were
then adjusted in order to model the behavior of LN2 as observed in the cricket.
The synaptic time constant NPDPIE TAU F P was adjusted to match that of the
cricket, and the synapse weight PS WEIGHT EXC F N and threshold parameter
NPDPIE THR F P were adjusted for LN2 to respond with the right amount of
four to five spikes for each input pulse.
For the coincidence detecting neuron LN3, the proposed delay elements were
implemented according to the earlier description. An excitatory connection of
the fast type was added for LN3 to receive the projection from AN1.
For the excitatory connection from LN3 to the feature detecting neuron LN4,
a synapse of the fast type was used, and, for the inhibitory connection from LN2
to LN4, a synapse of the subtractive type was used. Bias parameter values from
section 5.7.3 in the DYNAP-SE user guide were used for neuronal parameters,
and as reference values for the fast excitatory synapses. For the fast inhibitory
synapse, bias values from section 5.7.5 in the user guide were used as reference.
The bias parameters, time constant, threshold and weight, for both synapse
types, were then hand-tuned in order to approximate the behavior of LN4 in
one DYNAP-SE neuron.
2.5 Experiments
In all of the experiments conducted in this work, the DYNAP-SE neuromorphic
processor was controlled using the cAER event-based processing framework for
neuromorphic devices. More specifically, a custom module making use of the
tools for configuration and monitoring provided by cAER was created and added
to the framework. All stimuli were synthetically generated using the built-in
spike generator in the FPGA of the DYNAP-SE, which generates spike-events
according to assigned ISIs and virtual source-neuron addresses.
The DYNAP-SE features analog ports for monitoring of neuron membrane
potentials. For measurements of these potentials, the 8-bit USB oscilloscope
SmartScope by LabNation was used. Since these measurements only capture the
neuron membrane potential, there is no information about the precise relative
timing of spike-events in the resulting data. Because of this, the durations of
inhibition and excitation of the delay elements were defined in terms of the
FWHM as described above.
For the extraction of the delay parameters defined in Section 2.3.1, the stim-
ulus was repeatedly broadcast to all neurons in the core, and for each stimulation
cycle one neuron was monitored with the oscilloscope using the programmable
analog outputs of the DYNAP-SE. The stimulation cycle was given a duration
of 0.5 s, in order for the neurons to relax to a resting state before and after
stimulation. At the initial state of rest, the resting potential was automatically
estimated for each neuron. The resting potential was subsequently subtracted
from the measurement data, such that the resulting resting potentials are zero.
This was done to make the parameter values of the different neurons comparable
with each other.
1https://aictx.ai/technology/
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3 Results
3.1 Characterization of Delay Elements
The delay elements were implemented in one core of a DYNAP-SE neuromor-
phic processor; one delay element on each of the 256 neurons in the core. Results
from the characterization of the delay elements are presented in Figure 3. The
Figure 3: Characterization of synaptic delay elements configured in the
DYNAP-SE neuromorphic processor. (A) Postsynaptic membrane potential
versus time, illustrating the delayed excitation resulting from a presynaptic
pulse. (B) Distribution of the maximum measured membrane potential, Vmax,
resulting from a presynaptic pulse. (C) Similarly, the distribution of the min-
imum measured membrane potential, Vmin. (D) Distribution of the inhibitory
timescale, τinh, defined as the full width at half minimum. (E) Distribution of
the excitatory timescale, τexc, defined as the full width at half maximum. (F)
Distribution of the delay time, τdelay , defined as the duration from the onset
of τinh to the offset of τexc. The distributions in panels (B)-(F) are obtained
via characterization of one DYNAP-SE core comprising 256 neurons with biases
configured according to Table 1.
figure shows the pulse-response of one typical delay element from the result-
ing population, along with histograms of the distribution of parameters that
characterize each delay element. The resulting values of Vmax range from 3 to
143 mV and center around 105 mV. Vmin have a thicker tail of the distribution
and range from -310 to -20 mV, with most values between -100 and -50 mV. The
time constant distributions have relatively thin tails. τinh has values between
6 and 47 ms with probability peaking between 26 and 28 ms. τexc ranges from
0 to 38 ms with probability peaking between 18 and 20 ms, and τdelay spans
between 22 and 51 ms with probability peaking between 28 and 29 ms.
The pulse-responses of four different delay elements are presented in Fig-
ure 4, which illustrates the variety of delay dynamics obtained thanks to device
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mismatch. Here, the variance of the minimum voltage, Vmin, is especially evi-
dent, but variation in other parameters can also be observed, such as Vmax, in
the case of the virtually non-existing excitation in Figure 4B.
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Figure 4: Examples of four different membrane potentials measured in the
characterization of delay elements summarized in Figure 3. These variations
are observed in one core with 256 neurons with biases configured according to
Table 1.
3.2 Cricket Feature Detector
The function of the feature detection network was investigated by stimulating it
with double pulses of 20 ms duration each, while increasing the IPI from 0, 10,
20, 30, 40, to 50 ms. Furthermore, in order to investigate the effect of noise in
the stimuli, as is likely to be present in real-world environments, different levels
of phase noise was introduced in the generated stimuli by randomly perturbing
the value of the ISIs with values drawn from a continuous uniform distribution.
Figure 5 shows the membrane potential of LN4 during correct classification of
noiseless double pulses of all of the IPIs mentioned above, as well as the result
in the presence of 20% phase noise, where some false positives are observed for
the 10 ms IPI.
By varying the weights of the excitatory projection from AN1 to LN3 and
the excitatory synapse weight of LN4, respectively, a boundary of correct classi-
fication of stimuli could identified in the space spanned by these two parameters.
Outside the boundary, false positives and/or false negatives occur with varying
probability. The boundary was observed to move substantially in the parameter
space as time progressed after cold startup of the DYNAP-SE and this is likely
due to heating by the FPGA that is enclosed in the DYNAP-SE system. This
change was observed over multiple runs of the experiment and appears to be
qualitatively consistent. Furthermore, the shift of the boundary in the presence
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Figure 5: Response of LN4 for double-pulse stimuli with IPIs of 0, 10, 20, 30,
40, and 50 ms, respectively. (A) Noiseless case. (B) Example for 20% noise,
with a false positive for the 10-ms IPI.
of phase noise in the stimuli was investigated. Figure 6 shows the boundary of
correct classification, as measured at three separate points in time after device
initialization, spanning from minutes to several hours of run-time. The figure
also shows the shrinkage of the classification boundary in the presence of 10%
phase noise in the stimuli, in relation to the steady-state of the boundary after
several hours of system run-time.
A quantitative investigation of the IPI dependence of the feature detection
circuit was made by repeatedly stimulating the network with double pulses of
different IPIs as described earlier, while observing the response in LN3 and
LN4 by recording and counting the spikes of both neurons. For each IPI, the
network was presented with the corresponding double-pulse stimulus 50 times.
Figure 7 shows, in the case of noiseless stimuli, the average number of spikes from
LN3 and LN4, respectively, centrally within the synaptic boundary of correct
classification, as well as at the boundary. Centrally within the boundary of
correct classification, LN4 responded exclusively to the 20 ms pulse interval,
with no false positives or negatives. On the boundary of the parameter space,
LN4 began to exhibit false positives for the 10 ms IPI, with 0.32 ± 0.47 spikes
per double-pulse stimulus.
Similarly, Figure 8 shows the results for the best synaptic configuration used
in the previous experiment, centrally located within the boundary of correct
classification, but for different levels of phase noise. As expected the network
performed correct classification in the noiseless case. The introduction of noise
caused LN4 to exhibit false positives, in particular for the 10 ms IPI. At higher
levels of noise also false negatives were observed. In the case of 50% noise the
response of LN4 was 0.18 ± 0.48 spikes per double-pulse for the 10 ms IPI, and
0.48 ± 0.54 spikes for the 20 ms IPI.
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Figure 6: Boundary of correct stimuli classification in synaptic parameter
space. Outside the enclosed region, false positives and/or false negatives occur
with varying probability. The horizontal (vertical) axis indicates the fine inte-
ger bias-value of the LN3 (LN4) excitatory synapse weight. Multiple line types
indicate experiments performed under different environmental conditions. (A)
Movement of the classification boundary observed after several hours of contin-
uous operation from cold startup. The temperature change is likely caused by
the FPGA that is enclosed in the system. (B) Shrinkage of the classification
boundary in presence of 10% phase noise in the stimuli (bold line). Boundary
points are temperature dependent.
3.3 Configuration of Delay Elements
Given the large parameter space of a dynamic neuromorphic processor like the
DYNAP-SE we explored different ways to simplify the configuration of the disy-
naptic delay elements for delays up to about 100 ms. One possibility is to lower
the constant injection current of the neurons receiving the delayed signal to
such an extent that the inhibition by the delay elements make the neuron reach
its minimum membrane potential. This results in delay elements for which the
duration of inhibition, τinh, can be controlled with the inhibitory weight of the
delay element, winh. In this case the amplitude of the postinhibitory excita-
tion, Vmax, is controlled by the excitatory weight of the delay element, wexc, as
well as by varying the number of incoming spikes stimulating the delay element.
Figure 9A shows four configurations of one delay element, with the maximum
membrane potential of the postinhibitory excitation ranging between 20 and
110 mV, and the durations of inhibition ranging between 50 and 90 ms, accord-
ing to the Full Duration at Half Maximum (FDHM) definition. A table with
delay element weight values and resulting values of τinh and Vmax, from a total
of 12 such variations, is presented in Figure 9B; the data-points corresponding
to the membrane potentials in Figure 9A are marked with filled disks.
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Figure 7: Average number of spikes from LN3 and LN4 per double-pulse stimuli
for varying IPIs and two different bias configurations, centrally and on the
boundary illustrated in Figure 6. For each IPI, the data-points are graphically
separated by 4/3 ms to improve clarity of the visualization. Error bars denote
±1 standard deviation. (A) Feature detecting neuron, LN4. (B) Coincidence
detecting neuron, LN3.
4 Discussion
Temporal feature detection and pattern recognition are central tasks in advanced
sensor and perception systems. Thus, low-power solutions enabling learning and
recognition of complex patterns with less energy has many potential applica-
tions, for example in embedded intelligence and deep edge sensor systems. In
particular, ultra-low power solutions operating at the order of milliwatts is a
key enabler for advanced wireless sensor systems, for example for machine mon-
itoring (Martin del Campo and Sandin, 2017; Martin del Campo et al., 2013)
where the system needs to operate autonomously with limited resources over the
expected lifetime of the monitored machine (Ha¨ggstro¨m, 2018; Martin del Campo,
2017).
Searching for effective SNN architectures for pattern recognition that are
suitable for implementation in ultra-low power dynamic neuromorphic pro-
cessors like the DYNAP-SE, we adapted and investigated the aforementioned
cricket auditory feature detection circuit. Surprisingly, we found that the con-
ceived delay elements formed by two dynamic synapses can be easily configured
in terms of the desired delay and excitation amplitude by changing only the
synaptic efficacies, and that the PIR-based delay in the cricket circuit can be
qualitatively reproduced in this way. Although we sidestep Dale’s principle, the
resulting dynamic synaptic delay elements have the desirable property that a
single neuron with high fan-in can integrate multiple temporal features. Fur-
thermore, by adjusting the bias settings of the synapses, long delays of order
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Figure 8: Average number of spikes from LN3 and LN4 per double-pulse
stimulus for varying IPIs and different levels of phase noise in the stimuli. For
each IPI, the data-points are graphically separated by 4/3 ms to improve clarity
of the visualization. Error bars denote ±1 standard deviation. (A) Feature
detecting neuron, LN4. (B) Coincidence detecting neuron, LN3.
10-100 ms are efficiently realised, and, since the delay element requires only
standard dynamic synapses, it can be implemented in other dynamic neuromor-
phic processors where synaptic plasticity can enable tuning of temporal feature
detectors.
At the quantitative level, we observe some differences between the feature
detection results presented in Section 3.2 and the behaviour of the cricket cir-
cuit described by Scho¨neich et al. (2015). In the crickets, the response of the
coincidence detector neuron LN3 for different IPIs varies so that the distribu-
tion of the number of spikes of LN3 increases as the interval gets closer to the
species-specific IPI of 20 ms. This is not the case in the results presented here,
and further optimization of the neuron and synapse parameters are required if
this behaviour is to be imitated. As illustrated in Figure 7B, our LN3 reliably
produces the same number (but different timings) of spikes for all of the differ-
ent IPIs, with the exception of the 0 ms IPI. A more plausible trend is observed
in the case of 50% input noise, but in that case the classification results are less
encouraging. Hence, the classification mechanism relies on the timing of spikes
and the balance of inhibition and excitation.
By combining multiple synaptic delay elements as illustrated in Figure 10,
for example in line with the idea of polychronous networks (Izhikevich, 2006),
arbitrary spatiotemporal patterns can be detected. Further work is required to
investigate how the repertoire of synaptic delays in one core of the DYNAP-SE
should be exploited and configured/learned to solve practical pattern recogni-
tion tasks, and to further develop the understanding of how device mismatch,
noise and temperature variations affect different network architectures. In gen-
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Figure 9: Configuration of synaptic delay elements. (A) Postsynaptic mem-
brane potential versus time resulting from a presynaptic pulse. The delay is
controlled mainly by the inhibitory synaptic efficacy, winh. The amplitude of
the delayed excitation is controlled mainly by the excitatory synaptic efficacy,
wexc, and the number of presynaptic spikes. Note that the membrane potential
reaches its minimum possible value during inhibition, and that the difference
between this value and the resting potential is controlled with the constant injec-
tion current of the neuron. (B) Maximum membrane potential versus duration
of inhibition for different values of (winh, wexc). Each point is denoted with the
corresponding fine integer bias-values of the inhibitory and excitatory synapse
weights, respectively.
eral, with dynamic synapses featuring short- and long-term plasticity, more
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Figure 10: Spatiotemporal pattern recognition in a polychronous network.
(A) Source neurons S1, S2 and S3 project to detector neurons D1 and D2 via
synaptic delay elements (semi-filled disks) with different delays τi,j . (B) A spa-
tiotemporal pattern of spikes (vertical bars) emitted from S1 − S3 is detected
by D1 due to temporally coinciding delayed excitatory postsynaptic currents,
which raise the membrane potential of D1 (green line) above the spiking thresh-
old. The membrane potential of D2 (blue line) remains below threshold because
the excitatory postsynaptic currents peak at different points in time.
sophisticated mechanisms for sequence detection and learning can also be re-
alised (Buonomano, 2000) and investigated. The NMDA controlled excitatory
synapses exhibit a rich repertoire of dynamic behavior which can be further ex-
plored for synaptic delay and pattern recognition purposes. Furthermore, SNNs
can faithfully reproduce the dynamics of brain networks, which appears to self-
organize near a critical point where no privileged spatial or temporal scale ex-
ist, which has interesting consequences for information processes (Cocchi et al.,
2017). Thus, Neuromorphic Engineering based on dynamic neuromorphic pro-
cessors opens the way to new interesting architectures for pattern recognition
and ultra low-power adaptive solutions to pattern recognition and generation
tasks in machine perception, learning and control.
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A DYNAP-SE Bias Parameter Values
Table 1: Bias parameter values used for the characterization of individual
disynaptic delay elements in the DYNAP-SE.
Parameter Type Parameter Name Coarse Value Fine Value Current Level
Neuronal
IF AHTAU N 7 35 L
IF AHTHR N 7 1 H
IF AHW P 7 1 H
IF BUF P 3 80 H
IF CASC N 7 1 H
IF DC P 0 40 H
IF NMDA N 1 213 H
IF RFR N 4 40 H
IF TAU1 N 5 39 L
IF TAU2 N 0 15 H
IF THR N 6 4 H
Synaptic
NPDPIE TAU S P 6 120 H
NPDPIE THR S P 1 30 H
NPDPII TAU F P 5 100 H
NPDPII THR F P 3 60 H
PS WEIGHT EXC S N 1 110 H
PS WEIGHT INH F N 1 130 H
PULSE PWLK P 5 40 H
R2R P 4 85 H
Table 2: Bias parameter values used for the inhibitory neuron, LN2, in the
DYNAP-SE implementation of the cricket feature detection network..
Parameter Type Parameter Name Coarse Value Fine Value Current Level
Neuronal
IF AHTAU N 7 35 L
IF AHTHR N 7 1 H
IF AHW P 7 1 H
IF BUF P 3 80 H
IF CASC N 7 1 H
IF DC P 7 2 H
IF NMDA N 7 1 H
IF RFR N 4 208 H
IF TAU1 N 6 21 L
IF TAU2 N 5 15 H
IF THR N 3 20 H
Synaptic
NPDPIE TAU F P 5 165 H
NPDPIE THR F P 1 100 H
PS WEIGHT EXC F N 0 190 H
PULSE PWLK P 0 43 H
R2R P 4 85 H
20
Table 3: Bias parameter values used for the coincidence detecting neuron, LN3,
in the DYNAP-SE implementation of the cricket feature detection network.
Parameter Type Parameter Name Coarse Value Fine Value Current Level
Neuronal
IF AHTAU N 7 35 L
IF AHTHR N 7 1 H
IF AHW P 7 1 H
IF BUF P 3 80 H
IF CASC N 7 1 H
IF DC P 0 40 H
IF NMDA N 1 213 H
IF RFR N 4 40 H
IF TAU1 N 5 39 L
IF TAU2 N 0 15 H
IF THR N 6 4 H
Synaptic
NPDPIE TAU F P 5 200 H
NPDPIE TAU S P 6 120 H
NPDPIE THR F P 1 30 H
NPDPIE THR S P 1 30 H
NPDPII TAU F P 5 100 H
NPDPII THR F P 3 60 H
PS WEIGHT EXC F N 1 144–161 H
PS WEIGHT EXC S N 1 110 H
PS WEIGHT INH F N 1 130 H
PULSE PWLK P 5 40 H
R2R P 4 85 H
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Table 4: Bias parameter values used for the feature detecting neuron, LN4, in
the DYNAP-SE implementation of the cricket feature detection network.
Parameter Type Parameter Name Coarse Value Fine Value Current Level
Neuronal
IF AHTAU N 7 35 L
IF AHTHR N 7 1 H
IF AHW P 7 1 H
IF BUF P 3 80 H
IF CASC N 7 1 H
IF DC P 7 2 H
IF NMDA N 7 1 H
IF RFR N 4 208 H
IF TAU1 N 6 21 L
IF TAU2 N 5 15 H
IF THR N 3 20 H
Synaptic
NPDPIE TAU F P 5 80 H
NPDPIE THR F P 1 140 H
NPDPII TAU F P 6 180 H
NPDPII THR F P 3 140 H
PS WEIGHT EXC F N 0 71–82 H
PS WEIGHT INH F N 0 60 H
PULSE PWLK P 0 43 H
R2R P 4 85 H
Table 5: Bias parameter values used for configuration of the disynaptic delay
elements in the DYNAP-SE.
Parameter Type Parameter Name Coarse Value Fine Value Current Level
Neuronal
IF AHTAU N 7 35 L
IF AHTHR N 7 1 H
IF AHW P 7 1 H
IF BUF P 3 80 H
IF CASC N 7 1 H
IF DC P 1 30 H
IF NMDA N 1 213 H
IF RFR N 4 40 H
IF TAU1 N 5 39 L
IF TAU2 N 0 15 H
IF THR N 6 4 H
Synaptic
NPDPIE TAU S P 7 210 H
NPDPIE THR S P 1 30 H
NPDPII TAU F P 6 80 H
NPDPII THR F P 3 60 H
PS WEIGHT EXC S N 0 8–80 H
PS WEIGHT INH F N 0 1–150 H
PULSE PWLK P 5 40 H
R2R P 4 85 H
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